



Open Source Processor IP

Rick O'Connor rickoco@openhwgroup.org

[@rickoco](https://twitter.com/rickoco) [@openhwgroup](https://twitter.com/openhwgroup)

www.openhwgroup.org



Outline

- RISC-V Introduction
 - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source HW
- OpenHW Group & CORE-V Family
- OpenHW Group Structure
 - Working Groups & Task Groups
- Summary

RISC-V Background

- In 2010, after many years and many projects using MIPS, SPARC, and x86 as basis of research, it was time for the Computer Science team at UC Berkeley to look at what ISAs to use for their next set of projects
- So UC Berkeley started “3-month project” during the summer of 2010 to develop their own clean-slate ISA... 4 years later, in May of 2014, UC Berkeley released frozen base user spec
 - many tapeouts and several research publications along the way
- The name RISC-V (pronounced *risk-five*), was chosen to represent the fifth major RISC ISA design effort at UC Berkeley
 - RISC-I, RISC-II, SOAR, and SPUR were the first four projects with the original RISC-I publications dating back to 1981


Open Software / Standards Work!

<i>Field</i>	<i>Standard</i>	<i>Free, Open Impl.</i>	<i>Proprietary Impl.</i>
Networking	Ethernet, TCP/IP	Many	Many
OS	Posix	Linux, FreeBSD	M/S Windows
Compilers	C	gcc, LLVM	Intel icc, ARMcc
Databases	SQL	MySQL, PostgreSQL	Oracle 12C, M/S DB2
Graphics	OpenGL	Mesa3D	M/S DirectX
ISA	??????	--	x86, ARM

- Why are there no successful free & open ISA standards and free & open implementations, like other fields?

Most chips are SoCs with many ISAs

- Applications processor (usually ARM)
- Graphics processors
- Image processors
- Radio DSPs
- Audio DSPs
- Security processors
- Power-management processor
-



NVIDIA Tegra SoC

- Apps processor ISA too large for base accelerator ISA
- IP bought from different places, each proprietary ISA
- Home-grown ISA cores
- Over a dozen ISAs on some SoCs – each with unique software stack

Why so Many ISAs?

Must they be proprietary?

*What if there was one free and open
ISA everyone could use across all
computing devices?*

What's Different about RISC-V?

- *Simple*
 - Far smaller than other commercial ISAs
- *Clean-slate design*
 - Clear separation between user and privileged ISA
 - Avoids μ architecture or technology-dependent features
- A *modular* ISA
 - Small standard base ISA
 - Multiple standard extensions
- Designed for *extensibility/specialization*
 - Variable-length instruction encoding
 - Vast opcode space available for instruction-set extensions
- *Stable*
 - Base and standard extensions are frozen
 - Additions via optional extensions, not new versions

RISC-V Standard Extensions

- Four base integer ISAs
 - RV32E, RV32I, RV64I, RV128I
 - Only <50 hardware instructions needed for base
- Standard extensions
 - M: Integer multiply/divide
 - A: Atomic memory operations (AMOs + LR/SC)
 - F: Single-precision floating-point
 - D: Double-precision floating-point
 - G = IMAFD, “General-purpose” ISA
 - Q: Quad-precision floating-point
 - C: compressed 16b encodings for 32b instructions
- All the above are a fairly standard RISC encoding in a fixed 32-bit instruction format



RV32I



①

Base Integer Instructions (32 64 128)				
Category	Name	Fmt	RV{32 64 128}I Base	
Loads	Load Byte	I	LB	rd,rs1,imm
	Load Halfword	I	LH	rd,rs1,imm
	Load Word	I	L{W D Q}	rd,rs1,imm
	Load Byte Unsigned	I	LBU	rd,rs1,imm
	Load Half Unsigned	I	L{H W D}U	rd,rs1,imm
Stores	Store Byte	S	SB	rs1,rs2,imm
	Store Halfword	S	SH	rs1,rs2,imm
	Store Word	S	S{W D Q}	rs1,rs2,imm
Shifts	Shift Left	R	SLL{W D}	rd,rs1,rs2
	Shift Left Immediate	I	SLLI{W D}	rd,rs1,shamt
	Shift Right	R	SRL{W D}	rd,rs1,rs2
	Shift Right Immediate	I	SRLI{W D}	rd,rs1,shamt
	Shift Right Arithmetic	R	SRA{W D}	rd,rs1,rs2
	Shift Right Arith Imm	I	SRAI{W D}	rd,rs1,shamt
Arithmetic	ADD	R	ADD{W D}	rd,rs1,rs2
	ADD Immediate	I	ADDI{W D}	rd,rs1,imm
	SUBtract	R	SUB{W D}	rd,rs1,rs2
	Load Upper Imm	U	LUI	rd,imm
	Add Upper Imm to PC	U	AUIPC	rd,imm
Logical	XOR	R	XOR	rd,rs1,rs2
	XOR Immediate	I	XORI	rd,rs1,imm
	OR	R	OR	rd,rs1,rs2
	OR Immediate	I	ORI	rd,rs1,imm
	AND	R	AND	rd,rs1,rs2
	AND Immediate	I	ANDI	rd,rs1,imm
Compare	Set <	R	SLT	rd,rs1,rs2
	Set < Immediate	I	SLTI	rd,rs1,imm
	Set < Unsigned	R	SLTU	rd,rs1,rs2
	Set < Imm Unsigned	I	SLTIU	rd,rs1,imm
Branches	Branch =	SB	BEQ	rs1,rs2,imm
	Branch ≠	SB	BNE	rs1,rs2,imm
	Branch <	SB	BLT	rs1,rs2,imm
	Branch ≥	SB	BGE	rs1,rs2,imm
	Branch < Unsigned	SB	BLTU	rs1,rs2,imm
	Branch ≥ Unsigned	SB	BGEU	rs1,rs2,imm
Jump & Link	J&L	UJ	JAL	rd,imm
	Jump & Link Register	I	JALR	rd,rs1,imm
Synch	Synch thread	I	FENCE	
	Synch Instr & Data	I	FENCE.I	
System	System CALL	I	SCALL	
	System BREAK	I	SBREAK	
Counters	Read CYCLE	I	RDCYCLE	rd
	Read CYCLE upper Half	I	RDCYCLEH	rd
	Read TIME	I	RDTIME	rd
	Read TIME upper Half	I	RDTIMEH	rd
	Read INSTR RETired	I	RDINSTRET	rd
	Read INSTR upper Half	I	RDINSTRETH	rd

②

+14
Privileged

③

RISC-V Reference Card ④

+ 8 for M

+ 34
for F, D, Q

+ 46 for C

+ 11 for A

32-bit Instruction Formats

R	31	30	25	24	21	20	19	15	14	12	11	8	7	6
I	funct7				rs2		rs1	funct3		rd			opcode	
S	imm[11:0]				rs2		rs1	funct3		rd			opcode	
B	imm[11:5]				rs2		rs1	funct3		imm[4:0]		opcode		
SB	imm[12]	imm[10:5]				rs2		rs1	funct3		imm[4:1]	imm[11]	opcode	
U					imm[31:12]						rd		opcode	
UJ	imm[20]	imm[10:1]			imm[11]		imm[19:12]				rd		opcode	



Base Integer Instructions (32[64]128)					RV Privileged Instructions (32[64]128)					3 Optional FP Extensions: RV32{F D Q}					Optional Compressed Instructions: RVC					
Category	Name	Fmt	RV{32[64]128}I Base		Category	Name	Fmt	RV mnemonic		Category	Name	Fmt	RV{F D Q} (HP/SP,DP,QP)		Category	Name	Fmt	RVC		
Loads	Load Byte	I	LB	rd,rs1,imm	CSR Access	Atomic R/W	R	CSR{RW}	rd,csr,rs1	Load	Load	I	FL{W,D,Q}	rd,rs1,imm	Loads	Load Word	CL	C.LW	rd',rs1',imm	
	Load Halfword	I	LH	rd,rs1,imm		Atomic Read & Set Bit	R	CSR{RR}	rd,csr,rs1		Store	Store	S	FS{W,D,Q}	rs1,rs2,imm	Load Word SP	CI	C.LWSP	rd,imm	
	Load Word	I	LW{D Q}	rd,rs1,imm		Atomic Read & Clear Bit	R	CSR{RC}	rd,csr,rs1		Arithmetic	ADD	R	FADD.{S D Q}	rd,rs1,rs2	Load Double	CL	C.LD	rd',rs1',imm	
	Load Byte Unsigned	I	LBU	rd,rs1,imm		Atomic R/W Imm	R	CSR{RWI}	rd,csr,imm			SUBtract	R	FSUB.{S D Q}	rd,rs1,rs2	Load Double SP	CI	C.LWSP	rd,imm	
	Load Half Unsigned	I	LH{W D U}	rd,rs1,imm		Atomic Read & Set Bit Imm	R	CSR{RSI}	rd,csr,imm			MULTIPLY	R	FMUL.{S D Q}	rd,rs1,rs2	Load Quad	CL	C.LQ	rd',rs1',imm	
Stores	Store Byte	S	SB	rs1,rs2,imm	Atomic Read & Clear Bit Imm	R	CSR{RCI}	rd,csr,imm	Mul-Add		DIVide	R	FDIV.{S D Q}	rd,rs1,rs2	Stores	Load Quad SP	CI	C.LQSP	rd,imm	
	Store Halfword	S	SH	rs1,rs2,imm		Change Level	R	ECALL			SQare RooT	R	FSQRT.{S D Q}	rd,rs1		Load Byte Unsigned	CL	C.LBU	rd',rs1',imm	
	Store Word	S	SW{D Q}	rs1,rs2,imm		Environment Breakpoint	R	EBREAK			Negative Multiply-SUBtract	FMADD.{S D Q}	rd,rs1,rs2,rs3	Float Load Word	CL	C.FLW	rd',rs1',imm			
Shifts	Shift Left	R	SLL{W D}	rd,rs1,rs2	Environment Return	R	ERET		FMSUB.{S D Q}			rd,rs1,rs2,rs3	Float Store Word SP	CI	C.FLD	rd',rs1',imm				
	Shift Left Immediate	R	SLLI{W D}	rd,rs1,shamt		Trap Redirect to Supervisor	R	MRTS			Sign Inject	FMNSUB.{S D Q}		rd,rs1,rs2,rs3	Float Load Double	CL	C.FLD	rd',rs1',imm		
	Shift Right	R	SRL{W D}	rd,rs1,rs2		Redirect Trap to Hypervisor	R	MRT{H}				FMNADD.{S D Q}		rd,rs1,rs2,rs3	Float Load Double SP	CI	C.FLDSP	rd,imm		
	Shift Right Immediate	I	SRLI{W D}	rd,rs1,shamt	Hypervisor Trap to Supervisor	R	HRTS		Min/Max			FSGNJ.{S D Q}	rd,rs1,rs2	Compare	Store Word	CS	C.SW	rs1',rs2',imm		
	Shift Right Arithmetic	R	SRA{W D}	rd,rs1,rs2		Interrupt Wait for Interrupt	R	WFI			Xor SIGN source	FSGNJN.{S D Q}	rd,rs1,rs2		Store Word SP	CSS	C.SWSP	rs2,imm		
	Shift Right Arith Imm	I	SRAI{W D}	rd,rs1,shamt		MMU Supervisor FENCE	R	SFENCE.VM	rs1			FSGNJX.{S D Q}	rd,rs1,rs2		Store Word Double	CS	C.SD	rs1',rs2',imm		
Arithmetic	ADD	R	ADD{W D}	rd,rs1,rs2	Optional Multiply-Divide Extension: RV32M					Min/Max	MINimum	R	FMIN.{S D Q}	rd,rs1,rs2	Store Double SP	CSS	C.SDSP	rs2,imm		
	ADD Immediate	I	ADDI{W D}	rd,rs1,imm	Category	Name	Fmt	RV32M (Mult-Div)			MAXimum	R	FMAX.{S D Q}	rd,rs1,rs2	Store Quad	CS	C.SQ	rs1',rs2',imm		
	SUBtract	R	SUB{W D}	rd,rs1,rs2		MULTIPLY	R	MUL{W D}	rd,rs1,rs2		Compare Float <	FEQ.{S D Q}	rd,rs1,rs2	Store Quad SP	CSS	C.SQSP	rs2,imm			
	Load Upper Imm	U	LUI	rd,imm		MULTIPLY upper Half	R	MULH	rd,rs1,rs2			FLT.{S D Q}	rd,rs1,rs2	Categorize	Float Store Word SP	CSS	C.FSW	rd',rs1',imm		
	Add Upper Imm to PC	U	AUIPC	rd,imm		MULTIPLY Half Sign/Uns	R	MULHSU	rd,rs1,rs2			FLE.{S D Q}	rd,rs1,rs2		Float Store Double	CSS	C.FSD	rd',rs1',imm		
Logical	XOR	R	XOR	rd,rs1,rs2	MULTIPLY upper Half Uns	R	MULHU	rd,rs1,rs2	Divide		Convert	FCLASS.{S D Q								





RV32I / RV64I / RV128I + M, A, F, D, Q, C

RISC-V “Green Card”

①				②				③				RISC-V Reference Card ④												
Base Integer Instructions (32 64 128)				RV Privileged Instructions (32 64 128)				3 Optional FP Extensions: RV32{F D Q}				Optional Compressed Instructions: RVC												
Category	Name	Fmt	RV{32 64 128}I Base	Category	Name	Fmt	RV mnemonic	Category	Name	Fmt	RV{F D Q} (HP/SP,DP,QP)	Category	Name	Fmt	RVC									
Loads	Load Byte	I	LB rd,rs1,imm	CSR Access	Atomic R/W	R	CSR{RW} rd,csr,rs1	Load	Load	I	FL{W,D,Q} rd,rs1,imm	Loads	Load Word	CL	C.LW rd',rs1',imm									
	Load Halfword	I	LH rd,rs1,imm		Atomic Read & Set Bit	R	CSR{RS} rd,csr,rs1		Store	Store	S		FS{W,D,Q} rs1,rs2,imm	Load Word SP	CI	C.LWSP rd,imm								
	Load Word	I	LW{D Q} rd,rs1,imm		Atomic Read & Clear Bit	R	CSR{RC} rd,csr,rs1			Arithmetic	ADD		R		FADD.{S D Q} rd,rs1,rs2	Load Double	CL	C.LD rd',rs1',imm						
	Load Byte Unsigned	I	LBUI rd,rs1,imm		Atomic R/W Imm	R	CSR{RWI} rd,csr,imm				SUBtract		R		FSUB.{S D Q} rd,rs1,rs2		Load Double SP	CI	C.LWSP rd,imm					
	Load Half Unsigned	I	LH{W,D U} rd,rs1,imm		Atomic Read & Set Bit Imm	R	CSR{RSI} rd,csr,imm						MULTiply		R			FMUL.{S D Q} rd,rs1,rs2	Load Quad	CL	C.LQ rd',rs1',imm			
Stores	Store Byte	S	SB rs1,rs2,imm	Atomic Read & Clear Bit Imm	R	CSR{RCI} rd,csr,imm	DIVide	R				FDIV.{S D Q} rd,rs1,rs2			Load Quad SP			CI		C.LQSP rd,imm				
	Store Halfword	S	SH rs1,rs2,imm	Change Level	Env. Call	R		ECALL	Mul-Add			Mul-Add		R				FMADD.{S D Q} rd,rs1,rs2,rs3		Float Load Word	CL	C.LBUI rd',rs1',imm		
	Store Word	S	SW{D Q} rd,rs2,imm		Environment Breakpoint	R		EBREAK		Negative Multiply-SUBtract		R		FMSUB.{S D Q} rd,rs1,rs2,rs3		Float Load Double		CL			C.FLD rd',rs1',imm			
Shifts	Shift Left	R	SLL{W D} rd,rs1,rs2		Environment Return	R		ERET			Sign Inject	SiGN source		R			FSGNJ.{S D Q} rd,rs1,rs2	Float Load Word SP			CI	C.FLWSP rd,imm		
	Shift Left Immediate	I	SLLI{W D} rd,rs1,shamt		Trap Redirect	Redirect Trap to Supervisor		R				MRTS	Negative SiGN source	R			FSGNJN.{S D Q} rd,rs1,rs2		Float Load Double SP		CI	C.FLWSP rd,imm		
	Shift Right	R	SRL{W D} rd,rs1,rs2			Hypervisor Trap to Supervisor	R	MRTS				Xor SiGN source		R	FSGNJX.{S D Q} rd,rs1,rs2		Stores				Store Word	CS	C.SW rs1',rs2',imm	
	Shift Right Immediate	I	SRLI{W D} rd,rs1,shamt	Interrupt		Wait for Interrupt	R	WFI	Min/Max					MINimum	R					FMIN.{S D Q} rd,rs1,rs2	Store Word SP	CSS	C.SWSP rs2,imm	
	Shift Right Arith Imm	I	SRAI{W D} rd,rs1,shamt			MMU	Supervisor FENCE	R		SFENCE.VM rs1				MAXimum	R	FMAX.{S D Q} rd,rs1,rs2				Store Double		CS	C.SD rs1',rs2',imm	
Arithmetic	ADD	R	ADD{W D} rd,rs1,rs2				Optional Multiply-Divide Extension: RV32M				Compare				Compare Float	R		FEQ.{S D Q} rd,rs1,rs2				Store Double SP	CSS	C.SDSP rs2,imm
	ADD Immediate	I	ADDI{W D} rd,rs1,imm		RV32M (Mult-Div)					Compare Float <			R		FLT.{S D Q} rd,rs1,rs2	Store Quad		CS	C.SQ rs1',rs2',imm					
	SUBtract	R	SUB{W D} rd,rs1,rs2		MULTiply		MULTiply	R				MUL{W D} rd,rs1,rs2	Compare Float ≤		R		FLE.{S D Q} rd,rs1,rs2	Store Quad SP	CSS				C.SQSP rs2,imm	
	Load Upper Imm	U	LUI rd,imm	MULTiply upper Half			R	MULH rd,rs1,rs2	Categorize			Classify Type			R		FCLASS.{S D Q} rd,rs1		Float Store Word		CSS		C.FSW rd',rs1',imm	
	Add Upper Imm to PC	U	AUIPC rd,imm	MULTiply Half Sign/Uns		R	MULHSU rd,rs1,rs2	Move				Move from Integer		R	FMV.S.X rd,rs1		Float Store Double			CSS	C.FSD rd',rs1',imm			
Logical	XOR	R	XOR rd,rs1,rs2	MULTiply upper Half Uns		R	MULHU rd,rs1,rs2				Convert	Convert from Integer		R	FMV.X.S rd,rs1					Float Store Word SP	CSS	C.FSWSP rd,imm		
	XOR Immediate	I	XORI rd,rs1,imm	Divide		DIVide	R			DIV{W D} rd,rs1,rs2		Convert from Int Unsigned		R	FCVT.{S D Q}.W rd,rs1	Arithmetic					ADD	CR	C.ADD rd,rs1	
	OR	R	OR rd,rs1,rs2		DIVide Unsigned	R	DIVU rd,rs1,rs2			Convert to Int			R	FCVT.W.{S D Q} rd,rs1	ADD Immediate			CI			C.ADDI rd,imm			
	OR Immediate	I	ORI rd,rs1,imm		Remainder	REMAinder	R		REM{W D} rd,rs1,rs2				Convert to Int Unsigned	R				FCVT.WU.{S D Q} rd,rs1	ADD Word Imm		CI	C.ADDIW rd,imm		
	AND	R	AND rd,rs1,rs2			REMAinder Unsigned	R	REMU{W D} rd,rs1,rs2	Configuration					Read Status			R	FRCSR rd			ADD SP Imm * 16	CI	C.ADDI16SP x0,imm	
AND Immediate	I	ANDI rd,rs1,imm	Optional Atomic Instruction Extension: RVA				Read Rounding Mode	R			FRM rd			ADD SP Imm * 4			CIW	C.ADDI4SPN rd',imm						
Compare	Set <	R	SLT rd,rs1,rs2	RV{32 64 128}A (Atomic)				Swap			Swap	R				AMOSWAP.{W D Q} rd,rs1,rs2	Load Upper Imm	CI		C.LUI rd,imm				
	Set < Immediate	I	SLTI rd,rs1,imm	Load		Load Reserved				R	LR.{W D Q} rd,rs1	Add			ADD	R		AMOADD.{W D Q} rd,rs1,rs2		MoVe		CR	C.MV rd,rs1	
	Set < Unsigned	R	SLTU rd,rs1,rs2		Store	Store Conditiona				R	SC.{W D Q} rd,rs1,rs2		Logical		XOR	R		AMOXOR.{W D Q} rd,rs1,rs2	SUB			CR	C.SUB rd',rs2'	
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm			Swap			SWAP	R	AMOSWAP.{W D Q} rd,rs1,rs2				AND	R		AMOAND.{W D Q} rd,rs1,rs2			SUB Word	CR	C.SUBW rd',rs2'	
	Branches	Branch =	SB				BEQ rs1,rs2,imm		Add	ADD	R			AMOADD.{W D Q} rd,rs1,rs2		Min/Max		MINimum				R	AMOMIN.{W D Q} rd,rs1,rs2	Logical
Branch ≠		SB	BNE rs1,rs2,imm				Logical	XOR		R	AMOXOR.{W D Q} rd,rs1,rs2			MAXimum			R	AMOMAX.{W D Q} rd,rs1,rs2				OR	CS	
Branch <		SB	BLT rs1,rs2,imm	AND				R		AMOAND.{W D Q} rd,rs1,rs2	MINimum Unsigned	R					AMOMINU.{W D Q} rd,rs1,rs2	AND		CS			C.AND rd',rs2'	
Branch ≥		SB	BGE rs1,rs2,imm		OR			R		AMOOR.{W D Q} rd,rs1,rs2		MAXimum Unsigned	R				AMOMAXU.{W D Q} rd,rs1,rs2		AND Immediate	CB			C.ANDI rd',rs2'	
Branch < Unsigned		SB	BLTU rs1,rs2,imm			Min/Max		MINimum		R			AMOMIN.{W D Q} rd,rs1,rs2		Convert from Int Unsigned		R			FCVT.{L T}.U.{S D Q} rd,rs1	Shifts		Shift Left Imm	
Branch ≥ Unsigned	SB	BGEU rs1,rs2,imm	Min/Max					MAXimum	R	AMOMAX.{W D Q} rd,rs1,rs2			Convert to Int Unsigned			R	FCVT.WU.{S D Q} rd,rs1			Shift Right Immediate			CB	C.SRLI rd',imm
Jump & Link	J&L	UJ					JAL rd,imm	Logical	XOR	R				AMOXOR.{W D Q} rd,rs1,rs2		Convert from Int Unsigned	R					FCVT.{S D Q}.{L T}U rd,rs1	Shift Right Arith Imm	CB
	Jump & Link Register	I		JALR rd,rs1,imm			AND		R	AMOAND.{W D Q} rd,rs1,rs2	Convert to Int Unsigned			R			FCVT.LT.{S D Q} rd,rs1	Branches				Branch=0		CB
	Synch	Synch thread		I	FENCE				OR	R		AMOOR.{W D Q} rd,rs1,rs2		Convert to Int Unsigned			R		FCVT.LT.U.{S D Q} rd,rs1			Branch≠0		CB
		Synch Instr & Data		I	FENCE.I	Convert from Int Unsigned				R		FCVT.LT.U.{S D Q} rd,rs1			Jump		Jump		CJ		C.J imm			
		System	System CALL	I	SCALL					Convert to Int Unsigned		R	FCVT.LT.U.{S D Q} rd,rs1				Jump Register		CR	C.JR rd,rs1				
System BREAK			I	SBREAK	Convert to Int Unsigned			R				FCVT.LT.U.{S D Q} rd,rs1	Jump & Link			J&L			CJ	C.JAL imm				
Counters			ReadD CYCLE	I			RDICYCLE rd	Convert to Int Unsigned			R	FCVT.LT.U.{S D Q} rd,rs1				Jump & Link Register		CR	C.JALR rs1					
	ReadD CYCLE upper Half		I	RDICYCLEH rd			Convert to Int Unsigned		R		FCVT.LT.U.{S D Q} rd,rs1	System		Env. BREAK				CI	C.EBREAK					
	Read TIME		I	RDTIME rd		Convert to Int Unsigned			R		FCVT.LT.U.{S D Q} rd,rs1			Convert to Int Unsigned	R			FCVT.LT.U.{S D Q} rd,rs1	Convert to Int Unsigned	R	FCVT.LT.U.{S D Q} rd,rs1			
	Read TIME upper Half	I	RDTIMEH rd	Convert to Int Unsigned					R	FCVT.LT.U.{S D Q} rd,rs1	Convert to Int Unsigned				R		FCVT.LT.U.{S D Q} rd,rs1	Convert to Int Unsigned		R	FCVT.LT.U.{S D Q} rd,rs1			
	Read INSTR RETired	I	RDINSTRET rd		Convert to Int Unsigned				R	FCVT.LT.U.{S D Q} rd,rs1			Convert to Int Unsigned		R		FCVT.LT.U.{S D Q} rd,rs1			Convert to Int Unsigned	R	FCVT.LT.U.{S D Q} rd,rs1		
Read INSTR upper Half	I	RDINSTRETH rd	Convert to Int Unsigned					R	FCVT.LT.U.{S D Q} rd,rs1	Convert to Int Unsigned					R	FCVT.LT.U.{S D Q} rd,rs1	Convert to Int Unsigned				R	FCVT.LT.U.{S D Q} rd,rs1		

RISC-V in Education, new books!




OPENHW GROUP
— PROVEN PROCESSOR IP —

RISC-V Foundation

RISC-V Foundation – 350 Members



- In August 2015, articles of incorporation were filed to create a non-profit RISC-V Foundation to govern the ISA
 - Rick O'Connor Co-Founder and Executive Director until May 2019
- RISC-V Foundation looks after the ISA specification, not implementations
- The OpenHW Group is a member of the [RISC-V Foundation](#)



The screenshot shows the RISC-V Foundation website. The header includes the RISC-V logo, navigation links (ABOUT, MEMBERSHIP, SPECS & SUPPORT, CORES & TOOLS, NEWS, EVENTS), and a search icon. The main content area is titled 'Members at a Glance' and contains a paragraph about the foundation's mission. Below this, a section titled 'Platinum Members' lists several organizations:

Logo	Company Name	Membership Level
	Alibaba Group	PLATINUM
	Antmicro	FOUNDING PLATINUM
	Berkeley Architecture Research	FOUNDING PLATINUM
	Bluespec	FOUNDING PLATINUM
	Cortus	FOUNDING PLATINUM
	Google	FOUNDING PLATINUM
	Huami	PLATINUM
	Microchip Technology	FOUNDING PLATINUM
	Micron Technology	PLATINUM

Outline

- RISC-V Introduction
 - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source HW
- OpenHW Group & CORE-V Family
- OpenHW Group Structure
 - Working Groups & Task Groups
- Summary

SoC Development Cost Drivers

- Software, RTL design, Verification and Physical design account for ~90% of overall SoC development costs
- For highly differentiated IP blocks and functions, this investment is warranted
- For general purpose CPU cores an effective open-source model can drive down these development costs and increase re-use across the industry




Image Source: [Arm Ecosystem Blog](#)

What problem are we trying to solve?



Barriers to adoption of open-source cores

- IP quality
 - harness community best-in-class design and verification methods and contributions
- Ecosystem
 - ensure availability of IDE, RTOS / OS ports, physical design etc. and create a roadmap of cores covering a range of PPA metrics
- Permissive use
 - permissive open-source licensing and processes to minimize business and legal risks



RISC-V ISA Brings Open Source Paradigm to CPU Design



- The free and open RISC-V ISA unleashes a new frontier of processor design and innovation
- How many open source processor implementations do we need as an industry?
 - Open cores are great from a pedagogical teaching perspective, but how many is too many for widespread industry adoption?
- How does the industry, ecosystem, community organize to ensure open core success?
 - How do we establish critical mass around a handful of open cores?



Many RISC-V Open Source Cores... ...and counting....

(source: riscv.org)



Name	Maintainer	Links	User spec	License
rocket	SiFive, UCB Bar	GitHub	2.3-draft	BSD
freedom	SiFive	GitHub	2.3-draft	BSD
Berkeley Out-of-Order Machine (BOOM)	Esperanto, UCB Bar	GitHub	2.3-draft	BSD
ORCA	VectorBlox	GitHub	RV32IM	BSD
RI5CY	ETH Zurich, Università di Bologna	GitHub	RV32IMC	Solderpad Hardware License v. 0.51
Zero-riscy	ETH Zurich, Università di Bologna	GitHub	RV32IMC	Solderpad Hardware License v. 0.51
Ariane	ETH Zurich, Università di Bologna	Website , GitHub	RV64GC	Solderpad Hardware License v. 0.51
Riscy Processors	MIT CSAIL CSG	Website , GitHub		MIT
RiscyOO	MIT CSAIL CSG	GitHub	RV64IMAFD	MIT
Lizard	Cornell CSL BRG	GitHub	RV64IM	BSD

Name	Maintainer	Links	User spec	License
Minerva	LambdaConcept	GitHub	RV32I	BSD
OPenV/mriscv	OnChipUIS	GitHub	RV32I(?)	MIT
VexRiscv	SpinalHDL	GitHub	RV32I[M][C]	MIT
Roa Logic RV12	Roa Logic	GitHub	2.1	Non-Commercial License
SCR1	Syntacore	GitHub	2.2, RV32I/E[MC]	Solderpad Hardware License v. 0.51
Hummingbird E200	Bob Hu	GitHub	2.2, RV32IMAC	Apache 2.0
Shakti	IIT Madras	Website , GitLab	2.2, RV64IMAFDC	BSD
ReonV	Lucas Castro	GitHub		GPL v3
PicoRV32	Clifford Wolf	GitHub	RV32I/E[MC]	ISC
MR1	Tom Verbeure	GitHub	RV32I	Unlicense
SERV	Olof Kindgren	GitHub	RV32I	ISC
SweRV EH1	Western Digital Corporation	GitHub	RV32IMC	Apache 2.0
Reve-R	Gavin Stark	GitHub	RV32IMAC	Apache 2.0

Outline

- RISC-V Introduction
 - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source HW
- OpenHW Group & CORE-V Family
- OpenHW Group Structure
 - Working Groups & Task Groups
- Summary



OPENHW^{GROUP}TM
— PROVEN PROCESSOR IP —

and



CORE-VTM



- **OpenHW Group** is a not-for-profit, global organization driven by its members and individual contributors where HW and SW designers collaborate in the development of open-source cores, related IP, tools and SW such as the **CORE-V** Family of cores. OpenHW provides an infrastructure for hosting high quality open-source HW developments in line with industry best practices.



OPENHW^{GROUP}TM
— PROVEN PROCESSOR IP —

Open Source Developer Forum Sponsors

18 September 2019

20



CORE-V™ Family of RISC-V Cores



- Initial contribution of open source RISC-V cores from ETH Zurich PULP Platform
 - Very popular, industry adopted cores
- OpenHW Group becomes the official committer for these repositories



Core	Bits/Stages	Description
<u>RI5CY</u>	32bit / 4-stage	A 4-stage core that implements, the RV32-IMC, has an optional 32-bit FPU supporting the F extension and instruction set extensions for DSP operations, including hardware loops, SIMD extensions, bit manipulation and post-increment instructions.
<u>Ariane</u>	64bit / 6-stage	A 6-stage, single issue, in-order CPU implementing RV64IMCD extensions with three privilege levels M, S, U to fully support a Unix-like (Linux, BSD, etc.) operating system. It has configurable size, separate TLBs, a hardware PTW and branch-prediction (branch target buffer, branch history table and a return address stack).






OPENHW^{GROUP}TM
— PROVEN PROCESSOR IP —



- Why does NXP participate in the OpenHW Group?
 - Facilitates rapid innovation
 - Research and education collaboration with world class universities such as ETH Zurich
 - Accelerates ecosystem expansion and support
 - Successful adoption of PULP technology for Vega program and internal development
 - “Community” as well as “Commercial” distros (to use a Linux analogy) lead to a robust ecosystem



VEGA^{*}



PULP
Parallel Ultra Low Power

www.open-isa.org




OPENHW^{GROUP}TM
— PROVEN PROCESSOR IP —


CORE-V based NXP VEGA Board



- Main applications running on CORE-V (R15CY) core
- Zephyr, Micropython + drivers, all upstreamed and available on Github



VEGA*



Zephyr™ Project



Outline

- RISC-V Introduction
 - Free & Open Instruction Set Architecture
- Challenges with SoC design and Open Source HW
- OpenHW Group & CORE-V Family
- OpenHW Group Structure
 - Working Groups & Task Groups
- Summary

OpenHW Group Board of Directors



Five member board of directors

- Initial BoD appointed with staggered term
- Replacements elected by membership

- Rob Oshana, NXP (Chairman)
- Charlie Hauck, Bluespec (Treasurer)
- Alessandro Piovaccari, Silicon Labs
- Xiaoning Qi, Alibaba Group
- Rick O'Connor, OpenHW Group



OpenHW Group founding principles



- All OpenHW Group IP shall remain open source, license-free and available to all parties
- All OpenHW Group trademarks and certification marks are freely available to all parties for cores used in non-commercial offerings
- OpenHW Group membership is required to license trademarks and certification marks for cores used in commercial offerings
 - Marks, such as CORE-V, signify that cores have been validated including passing compliance tests



OpenHW Group purpose

- Official source for a specific roadmap of open-source processor cores
 - Maintain online source repositories and documentation
 - Promote adoption through online and live events
- Responsible for sustaining, evolving and open-source licensing of processor cores and hardware/software ecosystem
 - Responsive to changes in technology and needs of the user community
- Manage licensing of trademarks / certification marks decides whether a project or product can use the marks



OpenHW Group structure



- On behalf of the membership, Board of Directors responsible for fulfilling the organization's purpose
- Board appoints Chairs of working groups and has final approval of working group recommendations
 - Technical Working Group and Marketing Working Group will be standing working groups
- All working group participants must be organization members
- WG Chairs report to the Board
- WGs are subject to termination if not making satisfactory progress



Working Groups & Task Groups

- Board appoints Chairs of ad-hoc working groups and has final approval of working group recommendations
 - Technical Working Group and Marketing Working Group will be standing working groups
- Technical Working Group
 - Cores Task Group
 - Verification Task Group
 - Platform Task Group
- Marketing Working Group
 - Content Task Group
 - Events Task Group

OpenHW Group Status

- Legally registered open source, not-for-profit corporation
 - International footprint with developers in North America, Europe and Asia
- OpenHW Group & CORE-V Family launched June 6th, 2019
 - Visit www.openhwgroup.org for further details
- Follow us on Social media
 - Twitter [@openhwgroup](https://twitter.com/openhwgroup)
 - [LinkedIn OpenHW Group](#)
- Strong [supporting testimonials](#) from 20 sponsors & partners
- Join us to influence how to this important open source hardware initiative takes shape





1. Strong support from industry, academia and individual contributors
2. Proven RTL core designs, processor sub-system IP blocks, verification test bench, and reference designs
3. Industry proven IDEs, a wide range of RTOS/OS ports and extensive libraries to build necessary software stacks
4. Validated EDA tool flows and proven PPA characteristics
5. International footprint with developers in North America, Europe and Asia

