

# Overview of CORE-V MCU & APU FPGA based platforms

Florian Zaruba <u>florian@openhwgroup.org</u> T @<u>be4web</u> T <u>@openhwgroup</u>

www.openhwgroup.org



© OpenHW Group

**OPENHW**<sup>™</sup>

### Outline

- Brief history
- Introduction to the CORE-V MCU Platform
- Introduction to the CORE-V APU Platform
- How debug works
- FPGA Platform
- Meet the team
- I want to contribute!







## History



- Both platforms originate from the PULP Project
- CORE-V MCU is derived from PULPissimo
  - Efficient micro-controller
  - Improved CV32E40P
  - Standardized OBI protocol
  - APB for uDMA subsystem
- CORE-V APU is derived from Ariane's SoC
  - UNIX-capable system
  - Minimal infrastructure to demonstrate the core
  - AXI-based
  - Xilinx Peripherals (SPI, DW converter)



## CORE-V MCU

- Shared memory
  - Unified Data/Instruction Memory
- Support for Accelerators
  - Direct shared memory access
  - Programmed through APB bus
- uDMA for I/O subsystem
  - Can copy data directly from I/O to memory without involving the core

© OpenHW Group

Used as controller in larger systems



https://github.com/openhwgroup/core-v-mcu





## CORE-V MCU

- Rich set of peripherals:
  - QSPI (up to 280 Mbps)
  - Camera Interface
  - I2C/I2S
  - JTAG, GPIOs
  - Interrupt controller
  - boot ROM
- Custom accelerators

© OpenHW Group







## PULP Interrupt Controller



- Generates up to 32 requests Sources:
  - Events vs. interrupts
- Mapped on the APB bus
- Receives events in a FIFO from the SoC event generator
  - Unique interrupt ID
- Mask, pending, ack, event id registers
- Special set, clear, read, write operation registers



- Timers
- GPIO
- Custom accelerator
- Events from the uDMA
- CV32E4P
  - Support for standardized and "fast" RISC-V interrupt mechanisms

## Example for a Custom Accelerator



32-bit periph target









## CORE-V MCU Physical Design

- Two realizations:
  - FPGA (Nexys A7)
  - ASIC (Globalfoundries 22FDX)
- ASIC coming early next year
  Including eFPGA by Quicklogic
- Protoype your custom accelerator
  - FPGA
  - eFPGA



© OpenHW Group







### Software

- The SDK contains all the tools and runtime support for PULP based microcontrollers
- Provides:
  - HAL
  - crt0 and linker scripts
  - higher level functions (API)
- CORE-V IDE and GCC sessions in the afternoon!

Dulp-platform <b>/ pulp-builder</b>		O Unwatch	• 7 ★ S	tar 1	<b>%</b> Fork	5
♦ Code Pull requests 0 III Projects 0	🗉 Wiki 🕕 Security 🔢 Insig	hts				
No description, website, or topics provided.						
72 commits	🖗 3 branches	♥ 0 releases	<b>11</b> 4	contribu	tors	
Branch: master		Create new file Upload	iles Find File	Clone	or downloa	id <del>v</del>
haugoug Updated modules			Latest comm	t 3835fd	c 18 days a	ago
🚡 archi @ ead3626	Updated modules				18 days a	ago
Configs	Forgot a file			3	3 months a	ago
👕 doc @ 3b0e6a7	Updated modules			3	3 months a	igo
👕 dpi-models @ a2436b7	Updated modules				18 days a	ago
examples/fork	Updated documentation			4	4 months a	ago



### CORE-V APU

- Minimum set of peripherals to boot Linux
- Code is on SD Card
- Zero-stage bootloader is in boot ROM
- UART as main UI
- Ethernet for network connectivity



https://github.com/openhwgroup/cva6







### Absolute minimum necessary to boot Linux?



- Hardware
  - 64 or 32 bit Integer Extension
  - Atomic Extension
  - Privilege levels U, S and M
    - MMU (maybe NO-MMU port coming)
  - FD Extension or out-of-tree Kernel patch
  - 16 MB RAM
  - Interrupts
    - Core local interrupts (**CLINT**) like timer and inter processor interrupts
  - Serial

- Software
  - Zero Stage Bootloader
  - Device Tree Specification (DTS)
  - RAM preparation (zeroing)
  - Second stage bootloader
    - BBL
    - Uboot
    - •
  - Linux Kernel
  - User-space applications (e.g.: Busybox) or distro



## Interrupt Handling

#### CLINT

- Core local interrupts
- Relatively fast to handle (short latency)
- More expensive HW tied to core

#### PLIC

- Platform level interrupt controller
- Part of UNIX platform specification
- Latency insensitive interrupts
- More advanced prioritization

Fast interrupts as a hybrid





## Device Tree

- How to detect capabilities?
- Open Firmware
  - Device Tree Format
  - Compiled to binary blob
- Passed to Bootloader in a0
- Parsed and filtered by each bootloader

```
/dts-v1/;
```

};

```
/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus {
    CPU0: cpu@0 {
      clock-frequency = <5000000>; // 50 MHz
      device type = "cpu";
      compatible = "eth, ariane",
      "riscv"; riscv,isa = "rv64imafdc";
       mmu-type = "riscv,sv39"; // HLIC - hart local interrupt controller
       CPU0 intc: interrupt-controller {
          interrupt-controller;
          compatible = "riscv,cpu-intc";
     };
 memory@80000000 {
    device type = "memory";
    reg = <0x0 0x8000000 0x0 0x4000000>;
 };
```





### FPGA

- Default Board: Genesys II
  - Wide-spread adoption
  - Rich set of board peripherals
  - Reasonably cheap (discounts through OpenHW, academics)
- Alternative: Nexys A7
  - Cheaper
  - Higher availability
- "User ports":
  - VC707, KC705
  - Ultrascale Boards





### Software

- We provide a basic SDK
  - Toolchain
  - Buildroot
  - Linux
- Linux Applications
- Pre-built images
- SW task group's charter:

© OpenHW Group

- Simplify
- Provide images

Moschn Merge pull request #20 from p	ulp-platform/fix_riscv_tests 1ee3c61 on Aug 14, 2019	🕚 58 commits
buildroot @ d6fa6a4	Add linux build process	2 years ago
cachetest	Add cache test and tetris binary to rootfs	2 years ago
configs	Add MDIO drivers to linux defconfig	16 months ago
riscv-fesvr @ 8d108a0	Bump riscv-fesvr to upstream	2 years ago
riscv-gnu-toolchain @ 45f5db5	Bump submodules	2 years ago
riscv-isa-sim @ f54ff67	Bump submodules	2 years ago
riscv-pk @ bfcbacb	Bump riscv-pk version	2 years ago
riscv-tests @ fbd7e03	Initial ariane-sdk	2 years ago
rootfs	Add custom linux and emaclite	16 months ago
<ul> <li>vitetris @ a922c8b</li> </ul>	Update vitetris (enable networking and dual-player)	16 months ago
gitignore	Add custom linux and emaclite	16 months ago
gitmodules	Add Vitetris submodule and make target (#15)	16 months ago
) Makefile	Fix: use correct host for tiscv-pk	13 months ago
README.md	Added secret ke y and MAC address warning	2 years ago
EADME.md		Ø





### Demo: Booting Linux







## RISC-V Debug

- Draft specification 0.13
- Defines debug registers for
  - run/halt/single-step
  - reading/writing GPR, FPR and CSRs
  - Querying hart status
- JTAG interface
- OpenOCD support
- Our choice: Execution Based

- Standard allows for different debug probes to be used
- IDE integration





## Debug (Detailed)

- Special Debug Mode
  - Less intrusive, leverage existing pipeline
  - DPC, debug-interrupt, dret and ebreak
- Halt, Resume, (Single-)step
  - Only required command: Abstract read (read floating-point register, register and CSR)
  - Debug Transport Protocol (orthogonal)
    - Currently only JTAG specified
- SystemVerilog reference implementation available



### Meet the Team: HW and SW Task Groups



- Hardware TG
  - Hugh Pollitt-Smith (CMC)
  - Tim Saxe (QuickLogic)





- Software TG
  - Jeremy Bennet (Embecosm)
  - Yunhai Shang (Alibaba T-Head)







#### OpenHW Director of Engineering: Florian Zaruba



## Get on Board!

- Development is in the open!
- CORE-V MCU
  - <u>https://github.com/openhwgroup/core-v-mcu</u>
- CORE-V APU
  - Directly in the core's repository
  - <u>https://github.com/openhwgroup/cva6</u>



